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Abstract
This paper presents a simple but accurate semi-empirical model especially focused on 65 nm MOST (MOS transistor) technolo-
gies and radio-frequency (RF) applications. It is obtained by means of simple dc and noise simulations extracted over a constrained
set of MOSTs. The fundamental variable of the model is the MOST transconductance to current drain ratio gm/ID. Specifically
it comprises the large signal DC normalized current, all conductances and transconductances and the normalized intrinsic capaci-
tances. As well, noise MOST characteristics of flicker noise, white noise and MOST corner frequency description are provided. To
validate the referred model the widely utilized cascoded common source low noise amplifier (CS-LNA), in 2.5 GHz and 5.3 GHz
RF applications is picked. For the presented set of designs different gm/ID ratios are considered. Finally, the model, circuit and
validation results are done by computing and electrical simulations.
Keywords: MOS transistor, gm/ID, semi-empirical, RF, nanometer technology, 65nm CMOS, inversion level, CS-LNA.
1. Introduction
Whatever being the considered appliances of electronic de-
vices over the enormous set of implementations existent nowa-
days, as in medicine, agriculture, entertainment, or environ-
ment, among many others, the majority of those existent surely
contains analog RF modules. This telecommunication boom
has been possible due to the continuous CMOS technology
shrink that has allowed more processing capability in the same
chipset. In particular, RF designer takes profit of this technol-
ogy reduction using the smallest MOST length, Lo, to achieve
higher transition frequencies ( fT ), what is to say low power for
low working frequencies.
But the utilization of the smallest Lo in nanometer technolo-
gies leads to the appearance of short-channel effects which can-
not longer be considered second-order ones. In addition, to
rapid develop the applications mentioned above, a reduction of
the whole design time obliges the use of accurate MOST mod-
els. They should be applied even at first design stages, which
notably reduces circuit redesign. Finally, a wide range of wire-
less applications are battery-supplied, so the requirement of low
and ultra-low power is mandatory. Generally it means that the
MOST biased in moderate/weak inversion regions [? ] should
be taken into consideration from the beginning of the circuit
design process.
In particular, for analog RF designs, the MOST model must
be correctly described among its basic electrical magnitudes
and its small-signal parameters as conductances and transcon-
ductances, the MOST quasi-static capacitances and the noise
parameters. Here, three possible type of MOST compact mod-
els are classified as [? ]:
• Empirical models: those are manifolds or simple look-up
tables (LUTs) fitted from measurements whose parameters
are non physically based.
• Analytical models: equations or topology physical-based
models. Relations between basic electrical magnitudes
(currents or voltages) are given. Their parameters are ex-
tracted from fitting of measured data. Examples of these
models are BSIM [? ] or PSP [? ], ACM, HiSIM or EKV
[? ? ? ].
• Semi-empirical or semi-analytical models: being them a
mixture between empirical and analytical ones, i.e.: a) the
first ones are empirical models expressed as e.g. LUTs
or fitted functions to data obtained from electrical sim-
ulations with really analytical models; and b) the semi-
analytical ones are analytical models whose parameters
are expressed by LUTs or by fitted functions to data also
obtained from electrical simulations.
Each model type has its pros and cons and its election de-
pends on several factors. On one side there are the empirical
models, generally used when none of the other models are avail-
able. Their extraction is a tiresome and time-consuming pro-
cess if an accurate description is desired, that logically needs a
wide set of fabricated devices. On the other side are the analyti-
cal models which includes the physical-equation based compact
models. Those are the ones implemented in the electrical sim-
ulation tools, as BSIM [? ] or PSP [? ]. Others, as ACM,
HiSIM or EKV [? ? ? ] have been thoroughly used for years
in the design stage before electrical simulations. To simplify
their use, specially when working with sub-micrometer MOST,
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the parameters of their fundamental equations are considered
as constants for all operation regions of the MOST. However,
with nanometer MOST, this simplification is not possible any
more. Yet, the second and higher order effects visibly modify
the MOST performance and cannot be disregarded. It means
that those formerly simple models [? ] are transformed into
a bulky set of equations with parameters depending on basic
electrical magnitudes. If a simplification is made, large errors
appear, especially when the MOST is in subthreshold region.
The complexity of employing analytical models for nanometer
technologies as well as the time spent in adjusting their large
number of parameters are one of the reasons of contemplate the
use of semi-empirical models [? ]. Finally the election is also
fixed by the difficulties when incorporating the model in the de-
sign flux and methodology of the circuit into consideration.
In this paper it is developed a semi-empirical model for
MOST. It is 1) accurate, 2) easy to use and 3) quick and sim-
ple to obtain, complying with analog designers’ expected de-
mands. It is extracted and verified for a 1.2-V 65-nm bulk
CMOS technology, and developed for the minimum transis-
tor drawn length of this technology Lo = 60 nm, in order to
achieve the best transition frequency fT . All the MOST char-
acteristics described in this model are given as functions of the
transconductance-to-current-ratio, gm/ID [? ]. In particular, the
curve of gm/ID versus the normalized current i = ID/(W/Lo)
(also called inversion level) [? ? ] is, theoretically, an intrin-
sic characteristic of the technology, independent of the MOST
width W and it serves to indicate the inversion level of the tran-
sistor (i.e. strong, moderate or weak inversion). The gm/ID
values are constrained to a very small range of some tens of
values, roughly between 1 V−1 and 30 V−1. In general, biasing
the transistor in strong inversion means low gm/ID values while
working in weak inversion is translated to high gm/ID figures.
The gm/ID is a fundamental feature when analog low-power de-
sign is the focus, contrary to what happens when the overdrive
voltage VOD = VGS − Vth variable is used, because for mod-
erate-weak inversion VOD is around or below zero and small
changes mean a great variation in the MOST behavior. The
number of works that report the use of the commonly named
“gm/ID design methodology” is paramount [? ? ? ? ? ? ? ? ?
? ? ? ? ? ], among many others, showing its multiple uses in
different technologies and devices.
In this paper, all the MOST characteristics covered by the
model and the extraction method are clearly stated. To do so,
the MOST behavior is revisited in its different operation re-
gions, as done in [? ]; the MOST model has not been restricted
to the saturation region. The relation between gm/ID and the
drain current ID and its normalized current i is defined. On-
wards, it is evaluated the behavior of the drain-source conduc-
tance gds and bulk transconductance gmb as function of gm/ID.
Subsequently, it is here fully developed the approach of the nor-
malized quasi-static five intrinsic capacitances versus gm/ID,
justifying its use -already presented by the authors but shortly
discussed in [? ? ]. The development of the used MOST model
is applied, as for white and flicker noise electrical parameters.
As this model is focused on radio-frequency analog blocks, a
special discussion regarding the behavior of the MOS transi-
Figure 1: MOST topological model into consideration.
tion frequency, fT versus gm/ID, for all the regions of operation
is included. The quasi-static characteristic of the model enable
the correct design of RF circuits with working frequencies be-
low fT /10; above this limit errors would be noticed. 1
To sum up, the MOST presented model, for fixed length
Lo = 60 nm, and gathered in LUTs,comprises: 1) a topolog-
ical diagram of constitutive elements of transistor, depicted in
Fig. ??, and 2) a set of seven characteristics dependent at the
first order of the gm/ID variable and practically independent of
transistor size. This set has been listed bellow:
• Normalized current i = ID/(W/Lo) = f (gm/ID). The de-
pendency of i with MOST W and VDS is weak and in a first
approximation it is here neglected.
• Bias gate source voltage VGS = f (gm/ID).The spread of
VGS with W and VDS is low.
• gds/ID = f (gm/ID,VDS ). The variation of gds/ID with W
is weak, however it is dependent of VDS specially if this
voltage is very small.
• gmb/ID = f (gm/ID), as the variation of gmb/ID with W and
VDS is weak.
• Normalized intrinsic capacitances cxx = Cxx/(WLo) =
f (gm/ID), with xx={gs, gd, gb, bs, bd}. The spread of
cxx with W and VDS is reasonably small to discard them in
a first approximation.
• Thermal noise parameter γ/α = f (gm/ID). The variation
of γ/α with W and VDS is neglected.
• Flicker noise parameter KF = f (gm/ID). The dependency
of KF with W, VDS and the working frequency is disre-
garded.
The actual independence of these characteristics with W is
appealing for an RF designer because it can constraint the
MOST model extraction to a very constrained set of W, or even,
as shown in next sections, to use only one value of MOST
width, with a reasonable level of error. All the assumptions
1The MOST model does not consider the temperature dependencies, being
extracted for 25◦C.
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Figure 2: Test circuit used for acquisition of nMOS and pMOS characteristics.
done in this work regarding the dependency of MOST charac-
teristics with W are justified in next sections. It is specially
needed for the designer in order to have clear guidelines to
guide the MOST extraction and use. The final data of this re-
duced set of MOST is gathered together in the LUT ΛMOS . The
overall justifications to the above hypotheses are provided in
next sections. Analogously, a discussion is presented for those
MOST characteristics that depend on VDS voltage.
This paper has the following organization. At the end of this
section, the data acquisition scheme for all MOST characteris-
tics is provided. Section ?? revisit the gm/ID characteristic with
the inversion level i and its validity for our 65-nm technology.
Section ?? discusses the MOST remaining conductances and
transconductances. The study of the MOST normalized intrin-
sic capacitances is given in Section ?? and the discussion of the
noise parameters is considered in Section ??. Section ?? pro-
vides a set of CS-LNAs designs for two frequencies designed in
Matlab using the MOST model here developed, including the
validation via electrical simulations. Finally Section ?? con-
cludes the work.
1.1. MOST data acquisition scheme
The designers’ acquisition of MOST characteristics listed
above in LUTs is proposed in the simple scheme of Fig. ??. In
it, MOST terminals gate, drain and source nodes are connected
to dc voltage sources which vary conveniently, as seen in the
figure. For each VD and VS values, VG is swept. Two electrical
analysis were done: 1) a dc sweep analysis to extract ID, gm,
gds, gmb, Cxx and 2) a noise analysis to obtain the flicker and
white noise power spectral density seen at the drain terminal,
i21/ f ,d and i2w,d, respectively.
The aforementioned data are easily extracted via typical
SPICE-like analog electrical simulator of Cadence or Synopsys
frameworks. When the characteristic consider is independent of
W, the transistor used to perform the simulation can reasonably
be a medium width MOST, for example W =50 µm. Otherwise,
a convenient set of widths should be chosen; for the 65-nm tech-
nology here used this set can be {0.6, 1, 10 , 100} µm-. Ex-
tra technology data needed as effective S iO2 permittivity and
thickness of thin oxide to compute the normalized MOST ox-
ide capacitance is easily obtained from technology files. For the
65 nm technology used, the MOST analytical model embedded
in the electrical simulator utilized is BSIM4.
To help us to justify the hypotheses done regarding the de-
pendence or independence of MOST characteristics with the
MOST width W, an exhaustive sweep of W is performed . In
Figure 3: ID versus VGS for a nMOST with W = 4µm and L0 = 60nm.
all graphs, except when said, the range between W = 0.6µm
to W = 192µm is reasonably covered, varying both the MOST
number of fingers n f and finger width W f in n f = {1, ..., 32} and
W f = {0.6, ..., 6}µm. The same applies for the study of the drain
and voltage ranges.
2. Drain current (ID) andMOST transconductance (gm) re-
lation
As stated, throughout this paper, the MOST ratio gm/ID ver-
sus the normalized current i = ID/(W/L) is our variable used.
The coefficient gm/ID is the slope of the drain current ID versus
VG in a logarithmic scale [? ], being ID in a first approximation,
a function of gate, source and drain voltages, its aspect ratio
W/L, and second-order effects of L and W, as follows
ID =
W
L
f1(VG,VD,VS ; L,W), (1)
with voltages referred to the bulk terminal. Function f1 is usu-
ally called normalized current i = ID/(W/L). Their depen-
dences with MOST length L and width W are explicitly noted
for short or narrow channel MOS, respectively, as the variations
are low.
In Figure ?? it is presented ID versus VGS . Its maximum
slope is the maximum gm/ID ratio and, as expected, it is in the
weak inversion region, when decreases until reaching the strong
inversion region. As known, these zones are adequate for low
and ultra-low power and efficient designs. From other point of
view, in these regions, for gate voltage values VGS (around 100
mV below the threshold voltage) the overdrive voltages VOD =
VG−Vth are very low, making these zones very adequate for low
voltage supply operation. Finally, the gm/ID ratio is a measure
of the efficiency to translate ID into the transconductance gm,
because the greater gm/ID value the greater transconductance
that can be obtained for a constant current value. As a rule of
thumb [? ], the inversion regions’ limits can be approximated
as: for gm/ID higher than 20 V−1 it is weak inversion; for gm/ID
lower than 10 V−1, it is strong inversion, and for gm/ID in the
midst of this range, it is moderate inversion.
By applying the definition of transconductance gm together
with (??),
gm =
∂ID
∂VG
=
W
L
∂ f1(VG,VD,VS ; L,W)
∂VG
. (2)
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Figure 4: (a) nMOS and (b) pMOS curves of normalized drain current i versus gm/ID.
and from (??) and (??), the gm/ID ratio is
gm/ID =
∂ f1/∂VG
f1
=
∂(log f1)
∂VG
=
∂
(
log
(
ID/(W/L)
))
∂VG
= f2
(
ID/(W/L)
)
= f2(i). (3)
Because ideally i = f1(VG,VD,VS ) does not depend on the tran-
sistor width W for MOS transistors with equal length, the gm/ID
ratio is determined by i. In real world, i is slightly dependent
of W, for L fixed, -because of the ID dependence expressed in
(??)-, thus, for different MOST W, small variations of gm/ID
versus i are observed. From the above discussion, the curve
gm/ID versus i is considered an inherent characteristic of each
CMOS technology. This relation is strongly related to the per-
formance of analog circuits, it gives an indication of the tran-
sistor region of operation and provides a tool for calculating
transistor dimensions, as presented in [? ? ]. Since in our pro-
posed model all MOST characteristics are written as function
of gm/ID, the relation of (??) is flipped, and from now on the
relation will be i = f3(gm/ID).
For the 65-nm CMOS technology studied here, previous as-
sumptions are now verified. Figure ?? presents i versus gm/ID
for more than forty MOST widths between 0.6 µm and 192 µm,
L = Lo = 60 nm and for four VDS = {0.1, 0.5, 0.8, 1.1} V, either
for nMOS and pMOS transistors. As expected, the observed
spread of the values, when W is swept, is very tight. Hence, as
said in the Introduction, for the final LUT, it is enough to ex-
tract this curve for one medium-value MOST width. Here, the
same applies for VDS . Because of the minor variations in these
dependences with W and VDS , the presented model is really
useful for an analog designer.
2.1. fT versus gm/ID
The intrinsic MOST transition frequency fT gives the analog
designer an idea of the frequency limits of nMOS and pMOS
transistors. So, it is interesting to see the fT response of the
65-nm nMOS and pMOS transistors for different inversion lev-
els. To do so, lets study the definition of the transition frequency
fT =
gm
2pi(Cgs + Cgd + Cgb)
(4)
where Cgs, Cgd and Cgb are the intrinsic gate-source, gate-drain
and gate-bulk capacitances of the MOST. For a fixed Lo, as gm
and the intrinsic capacitances are both proportional to W, it is
expected that fT is quasi-independent of W. With the extracted
MOST data, it is observed that this hypothesis is reasonably
valid for the 65-nm technology here used, as shown in Fig. ??,
for the previously stated set of W and VDS .
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Figure 5: nMOS and pMOs transition frequency fT versus gm/ID.
This figure shows that nMOS transistors biased in strong in-
version achieve transition frequencies up to 200 GHz whereas
pMOS transistors reach 100 GHz. In deep weak inversion those
frequencies are reduced to levels below the gigahertz. Consid-
ering the very restrictive quasistatic limit in the working fre-
quency f0 of one tenth of fT [? ], for an nMOS transistor with
a gm/ID equal to 5 V−1, f0 can be up to 20 GHz, whereas for a
gm/ID of 25 V−1 f0 should be around the 100 MHz. This simple
check lets the designer know the limitations of the technology
and of the used model in terms of frequency for each inversion
level.
2.2. Bias Gate-Source Voltage (VGS ) versus gm/ID
From (??) and (??) it is derived that VGS is function of gm/ID,
as depicted in Fig. ??. It means that the designer has a way of
directly estimate the value of VGS when the gm/ID ratio is fixed.
3. Other conductances and transconductances
3.1. Output conductance (gds) to ID ratio (gds/ID)
Another fundamental small-signal parameter required to de-
scribe the MOST behavior is the output conductance gds. It
dramatically increases in nanometer transistors with respect to
micrometer MOSTs due to the shortening of the channel length,
as it is, in a first approximation, inversely proportional to the
transistor length L [? ]. Its increment should be considered
because it would strongly distort the behavior of RF circuits.
For example, in an LC tank-VCO, the MOST conductance gds
affects the value of the final MOST transconductance chosen,
and hence the bias current and the phase noise [? ]; in an LNA
a high gds value drastically reduces the maximum gain achieved
by the amplifier [? ].
For the 65-nm technology and L = Lo, the gds/ID ratio is
extracted as function of gm/ID for nMOS and pMOS transis-
tors, as displayed in Fig. ??. Behavior of these curves is prac-
tically linear in all gm/ID range when VDS is relatively high
(VDS ≥ 0.5V) and the values are comparatively small, moving
from around 0.5V−1 to 2V−1, for all the range of W. Neverthe-
less a shift in the curves is observed when VDS becomes small.
A rapid growth is seen as we move simultaneously to low val-
ues of VDS and to states of strong inversion. Linear behavior
disappears because MOST enters in ohmic region. In fact, this
information can be used to estimate the practical border from
the MOST is clearly saturated. For example, for an NMOS
with a fixed VDS ≈ 0.2V , the gds/ID linear behavior correspond
to an inversion range of gm/ID > 10V−1; then, and according
to the Fig. ?? the bias VGS to ensure the saturation of NMOS
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Figure 6: VGS versus gm/ID for nMOS.
Figure 7: (a) nMOS and (b) pMOS curves of gds/ID versus gm/ID.
should be VGS < 0.5V . However, when the same transistor
has a VDS > 0.5V , bias range for saturated operation has to be
gm/ID > 3 and VGS < 0.8V .
The observed increase of gds/ID ratio at a fixed VDS when
moving towards weak inversion, happens because gds/ID 
1/VA, where VA is the Early voltage in first-order channel length
modulation formula, and, as Tsividis stands, VAW < VAS , with
VAW and VAS the Early voltage for weak and strong inversion
regions, respectively [? ].
To correctly use the LUTs of gds/ID, the designer should have
a rough idea of the range of values of VDS of each of the MOST
in the circuit. It is enough to know if the MOST would work in
the ohmic or in the saturated region. For the latter, it is enough
to considered the LUT associated to the medium value VDS of
6
Figure 8: nMOS transistor gmb/ID ratio versus gm/ID.
the saturated range, i.e. VDS = 0.5V . As seen in Fig. ??, the
maximum error made in gds/ID would be below 25%, which is
an acceptable value for this MOST characteristic.
3.2. Bulk transconductance (gmb) to ID ratio (gmb/ID)
If bulk and source terminals are not short-circuited, the
transconductance gmb should be considered, despite its value
is generally smaller than gm; otherwise, its effect is discarded.
In this work it is studied the ratio gmb/ID against gm/ID. As
gmb is also proportional to the aspect ratio of the transistor [? ],
when it is divided by ID, the gmb/ID should be a weak func-
tion of W. This fact is clearly appreciated in Fig. ??, with
VS B = {0.0, 0.3, 0.6} V. Also, little variation of gmb/ID with VS B
is observed.
4. MOST normalized intrinsic capacitances
Considering again that the working frequencies of the RF cir-
cuit into design are below one tenth of fT , it is enough to con-
sider in an RF design the well-known five intrinsic capacitances
Cxx where xx={gs, gd, gb, bs, bd}, disregarding the other capac-
itances and transcapacitances as well as non-quasistatic effects.
These capacitances change with the inversion level, as Tsividis
states [? ]; and obviously they change with the transistor size.
The intrinsic capacitances Cxx can be expressed as
Cxx = Cox fCxx(i;W, L)
L=Lo
= WLoC
′
ox fCxx(i;W, Lo)
=WLoC
′
ox f
∗
Cxx(gm/ID;W, Lo). (5)
where the normalized thin-oxide capacitance C
′
ox is equal to
ox/tox, being ox the absolute oxide permittivity and tox the
MOST thin oxide thickness. These capacitances are propor-
tional to the gate area (WLo) and for each Cxx, they are func-
tions of the inversion level, i.e. of the gm/ID, and to a minor
extend, of W and Lo. Thus, for the semi-empirical model here
proposed, the normalized capacitances are
cxx =
Cxx
WLo
(6)
This approach is valid if cxx has a minor spread when W and
VDS vary.
Figure ?? presents the plots of the resulting five normalized
capacitances of nMOS and pMOS transistor for the whole range
of gm/ID, varying either VDS and W. The curves have the ex-
pected form respect to the inversion region. The spread with
VDS and W is, in all cases, below 10%, hence for 65-nm MOST,
the idea of using normalized capacitances in a design flow is a
very good option [? ].
5. Noise parameters
When modeling white and flicker noise (the MOST most no-
ticeable noise sources), semi-analytical models are utilized, as
the equations that model these effects are both very simple and
wide known [? ]. The noise current power spectral density
(psd) of these two phenomenons together with the induced gate
noise, referred at the drain of the MOS as i2d( f ), are sketched
in Fig. ??. In it, three regions are recognized: the flicker noise
zone, the white noise zone and the induced-gate noise zone.
The frequency of the asymptotic limit between the flicker noise
and the white noise zones, called corner frequency fc is also
shown. In this work, the induced gate noise is not studied,
but a similar approach to the one followed with the other noise
sources can be pursued to find it.
The white noise psd i2w,d is, for all inversion regions, ex-
pressed as [? ]
i2w,d = 4kBT
γ
α
gm (7)
where kB is the Boltzmann constant and T is the absolute tem-
perature. The white noise factor γ/α is extracted here as func-
tion of gm/ID, neglecting the effects of W and VDS .
Concerning the flicker noise psd i21/ f ,d, it is written as
i21/ f ,d =
KFg2m
C′oxWLo
1
f η
(8)
where f is the frequency of study. The KF is the flicker noise
parameter and η is the flicker noise frequency exponent. The
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Figure 9: (a)nMOS and (b) pMOS curves of of cxx versus gm/ID.
psd of the drain-noise current is i2d = i
2
w,d + i
2
1/ f ,d as no correla-
tion is supposed to exist between the white noise and the flicker
noise sources.
Equations (??) and (??) are taken as the noise semi-analytical
models whose parameters γ/α and KF are here described as
function of gm/ID. The η parameter is derived by finding the
flicker psd for a MOST with fixed W and bias conditions for
two different frequencies f1 and f2, and solving for η, i.e.:
η =
log
(
i21/ f ,d( f1)
i21/ f ,d( f2)
)
log( f2/ f1)
(9)
being ηnMOS  0.95 and ηpMOS  1.1.
For the defined set of MOST W and VDS , the behavior of γ/α
and KF are depicted in Fig. ??. Studying the evolution of γ/α,
8
Figure 10: Sketch of MOST psd versus frequency, where |Γ( f )|2 is the induced
gate noise transfer function at the output.
it is observed that for moderate and weak inversion its value is
constrained between 1.0 and 1.5; however for strong inversion
this parameter could reach values up to 3.5. For KF , in strong
inversion the spread with W and VDS is relatively high, whereas
in weak inversion this parameter is almost independent of sizing
and VDS . So if a high level of accuracy is required in the flicker
model, a set of W and VDS should be considered; otherwise a
mean value of KF versus gm/ID can be used. In addition, the
use of the exponent η reduces the error of K f to less than 0.5%,
at least for frequencies up to 10 MHz.
The corner frequency of a MOST fc is obtained by making
equal the psd expressions of white noise and flicker noise, (??)
and (??), resulting in
fc =
(
KF
4kBTC
′
ox
1
γ/α
gm
ID
ID
WLo
)1/η
namely, it is a function of the MOST gm/ID and of i. From the
logarithmic relation between i and gm/ID, it is demonstrated
that the corner frequency drastically drops down at moderate-
weak inversion, as seen in Fig. ??.
6. CS-LNA design and validation
To present a strong justification of the utility and validity of
the MOST model developed over a real analog RF circuit de-
sign, in this paper it is chosen the RF narrowband low-power
common-source low noise amplifiers (CS-LNA), as the one
sketched in Fig. ??. The core of the CS-LNA comprises two ac-
tive elements: the MOST amplifier M1 and the MOST cascode
M2. Its passive elements are the gate inductor Lg, the external
capacitor Cext between MOST gate and source terminals, the
source inductor Ls, the drain inductor Ld and the drain series
and parallel capacitors Cd1 and Cd2. The input source voltage
has a series impedance of 50Ω impedance. The same applies
for the output load, i.e.: ZL = RL = 50Ω; the value of the choke
resistance Rbias = 10 kΩ to reduce its effect in the total noise
figure as well as to make it feasible on-chip.
As in these designs all LNA elements are on-chip, special at-
tention must be paid to the inductors and its parasitics. As the
resistive parasitics of the three inductors affect considerably the
performance of the LNA, its inclusion in the design procedure
is compulsory. The 65-nm technology here used has a database
of on-chip inductors and is the utilized in the design procedure,
otherwise methods as the one presented in [? ] should be fol-
lowed. A simplified model of the inductors is extracted: for
each f0 and each possible inductor provided by the technology,
its equivalent impedance Zind( f0) is found; later the correspond-
ing equivalent series resistance and impedance are found, i.e.:
Zind( f0) = Rs,ind + jω0Lind, where ω0 = 2pi f0. Finally, a LUT
ΛL of the best inductors for the desired working frequency -in
the sense of the best quality factor- is obtained, as depicted in
Fig. ??, and included in the Matlab design flow [? ]. The qual-
ity factors of the MiM capacitors used here is so high for all f0
that there are considered ideals. Otherwise, the same approach
as the one followed in the inductors model can be followed.
6.1. Incorporation of the MOST model usage in the LNA design
The steps followed to design the CS-LNA, as studied in [?
], are revisited here to specifically highlight the usage of the
proposed MOST model. The LNA design synthesis uses the
impedance matching approach either at the input and output of
the LNA load, for the working f0; MOST are considered as
identical, having both the same gm/ID and ID.
So, lets suppose that we choose a specific pair (gm/ID,ID).
The following data can easily be derived from the MOST:
• from data of Fig. ??, given gm/ID, the value of i is deter-
mined. With this value and ID, the MOST W is obtained.
Also gm is derived in this step.
• with data of Fig. ??, MOST fT is picked
• As transistors M1 and M2 are identical as well as its drain
current, a first hypothesis is that VD,M1  VDD/2, so con-
ductances gds, and gmb are straight from Figs. ?? and ??
and applying the methodology presented at the end of
Sect. ??.
• all normalized MOST intrinsic capacitances are derived
from Fig. ??, and noise parameters KF and γ/α come from
Fig. ?? for the corresponding gm/ID.
Hence, with the whole set of MOST data, it is possible to
compute the most important characteristics of the LNA, as gain
G, noise figure NF or input third order intermodulation product
IIP3. In the optimization process particularly presented in [? ],
its best LNA passive components are chosen to improve the in-
put / output matching, and to minimize the NF while achieving
maximum LNA gain G. The MOST characteristics listed above
can be easily incorporated in the LNA expressions of NF and
G, for example via a set of Matlab routines.
6.2. LNA designs
Firstly, six designs are computed for two RF frequencies
f0 = {2.5, 5.3} GHz and three inversion regions, gm/ID =
{6, 13, 20}V−1. For each gm/ID value the MOS transistors drain
current ID is equal to 1.0 mA. For each gm/ID, the final design
chosen is the one that obtains the lowest noise figure NF for
each gm/ID and f0 considered. The designs are computed with
Matlab routines and simulated with SpectreRF simulator from
Cadence.
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Figure 11: nMOS (a)γ/α and (b) KF at 10Hz versus gm/ID; with KF relative error in frequency up to 10MHz (inset).
Figure 12: MOST corner frequency fc.
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Table 1: CS-LNA designs based on the MOST semi-empirical model here presented. Matlab computed and SpectreRF simulated data are provided for comparison.
Design f0 gm/ID ID W Cext Ls Lg Ld Cd1 Cd2 G (dB) NF (dB) IIP3 (dBm)
# GHz (1/V) (mA) (µm) (fF) (nH) (nH) (nH) (fF) (fF) Calc. Sim. Calc. Sim. Calc. Sim.
1 2.5 6 1.0 8.00 266 0.96 14.0 13.8 324 935 10.5 9.6 3.4 4.0 -6.8 -9.8
2 2.5 13 1.0 57.7 223 0.51 13.6 13.7 264 292 16.6 16.2 2.7 2.8 -8.4 -10.3
3 2.5 20 1.0 474 73 1.00 6.7 6.1 338 292 12.9 12.1 2.6 2.45 -7.8 -1.5
4 5.3 6 1.0 8.00 124 0.50 6.4 7.4 119 138 10.2 9.3 3.4 3.9 -6.8 -9.7
5 5.3 13 1.0 57.7 120 0.53 4.5 5.4 129 138 13.7 13.1 2.3 2.45 -6.6 -8.0
6 5.3 20 1.0 474 88 0.91 1.4 1.8 174 137 5.92 4.5 5.4 5.0 -7.5 -6.3
Figure 13: Schematic of cascode CS-LNA utilized in the semi-empirical model
verification.
Noise figure NF, gain G and IIP3 of the computed and sim-
ulated results are compared. The designs are displayed in Ta-
ble ?? as well as the computed and simulated gain G, noise
figure NF and IIP3. Although the designs have been simu-
lated without any retouch, NF errors are all below 0.6 dB and
gain G errors are less than 1 dB except in design 6. For this
design, a larger discrepancy is expected due to the fact that it
Figure 14: Best (maximal) quality factors versus the equivalent inductor value
for f0 = {2.5, 5.3}GHz.
Figure 15: CS-LNA noise figure versus gm/ID for 2.5GHz and 5.3GHz.
is working away from the quasi-static regime. Also, a good
match is achieved in IIP3 figures. As it is seen in Sect. ?? fT
is directly related to the gm/ID of the MOST. Using the data
of Fig. ?? it is obtained that, for each gm/ID = {6, 13, 20}V−1,
fT = {130, 45, 10.5} GHz, respectively. It means that for de-
signs 1, 2 and 4 we are under the hypothesis of working below
one tenth of fT , whereas design 5 is in the limit. But for designs
3 and 6 this ratio is less than 5 and 2, respectively, so errors due
to disregarding non-quasistatic capacitances are expected.
Then, to see the behavior of the model for low drain currents,
for f0 = {2.5, 5.3} GHz the gm/ID is swept in [5, 21]V−1, in
order to find the best LNA designs in the sense of the lowest
NF, for a low drain current ID = 0.4 mA. Figure ?? presents the
final results, showing a very good agreement between computed
and simulated data.
7. Conclusions
This paper presents a MOST semi-empirical model used for
RF analog designs in all-inversion regions. The behavior of the
fundamental MOST characteristics is described as function of
the gm/ID ratio, as the inversion level i, the conductance and
transconductance ratios gds/ID and gmb/ID, the quasistatic nor-
malized capacitances cxx and the fundamental noise parame-
ters. The semi-empirical modeling has been validated by de-
signing a set of CS-LNAs for minimum noise figure and fixed
low current, respectively, and comparing the computed data us-
ing the proposed semi-empirical models with electrical simula-
tions. The reasonable agreement found between them corrobo-
11
rates the validity of using our semi-empirical model as conve-
nient tool in RF analog design.
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